Abstract: Zeus is a technology-independent hardware description language which supports functional and structural (including layout) specifications. Among the interesting characteristics of Zeus arc that type checking is used to prevent accidental power to ground connections and that only four basic type concepts (ARRAY, COMPONENT, boolean and multiplex) and the possibility to instantiate types as signals arc used to describe complex hardware. Zeus has been tested on a variety of examples like: Finite state machines, comparators, multiplexors, adders, pattern matching, AM2901, dictionary machines and systolic stacks.
Introduction
Computer scientists and engineers have continuously invented and employed notations for modeling, specifying, simulating, documenting, communicating, teaching and controlling the design of digital systems through the three decades of digital computer history. Initially electronic systems were represented via circuit schematics.
Following Shannon's revelation of 1938, logic diagrams and/or boolean equations represented digital systems in a fashion that deemphasized electronic and fabrication detail while revealing logical behavior. As system complexity grew, block diagrams, timing charts, sequence charts, other graphic and symbolic notations were found to be useful in summarizing the gross features of a system and describing how it operated. In addition, it always seemed necessary or appropriate to augment these documents with lengthy verbal descriptions in a natural language.
While each notation was, and still is, a perfectly valid means of expressing a design, lack of standardization, conciseness, and formal definitions interfered with communication and understanding. This problem was recognized early and formal languages began to evolve in the 1950's. Read [Read(1952 [Read( , 1953 ] developed a notation that became known as a register transfer language. While this notation had only a few of the features that are associated with register transfer languages (RTLs), its development started an evolutionary process that is still underway.
Programming language development influences RTL evolution. Because high level programming languages were developed more rapidly and studied far more extensively. RTL syntax has been influenced by known programming languages. In some cases [Robinson(82) ] programming languages were proposed with or without slight modification as RTLs so that simulation may be performed via available software.
Reed's RTL, and the at least three dozens that followed (e.g.
[INMOS (1982) , Lattice (1982) , Wirth(1982a) ]), have been used in many ways, often to enhance other notations rather than replace them. RTL descriptions of digital systems are used to communicate such information to computer programs which simulate the described system or translate (semi-automatically) the description (for example to TTL wiring lists or MOS layouts [Siskind (1982) ]). Thus RTLs might be rated according to their effectiveness as communication tools and are a crucial part of design automation systems.
We propose a new notation, called Zeus, which was inspired by brother Hades [Wirth (1982a) ]. Hades and Zeus den't allow every possible circuit to be expressed. We disallow feedback loops that do not lead through registers and we restrict the legal assignments to signal variables in several ways. This should be an advantage, because it may prevent designers from critical designs, simplify simulation and preclude errors that are difficult to pinpoint. The semantics of Zeus imply a simulator which is conceptually simpler than state-of-the-art switch-level circuit simulators [Bryant (1981) , Bryant (1983) ]. Both Hades and Zeus are suitable for describing systolic algorithms. In Zeus the activities of each beat are represented by a sequence of statements which determine how the signals are propagated, manipulated and stored into registers.
Some aspects of the structural part of Zeus have been developed independently at MIT [Lim (1982) ]. The MIT language which is called HISDL uses components and specifies connections in a similar way as Zeus. However HISDL is intended only for a structural description.
Leiserson and Saxe [Leiserson/Saxe (1981) ] use the same model for synchronous circuits as Zeus and they provide an elegant design methodology for developing certain systolic Zeus programs. [Cappello (1983) ] and [Moldovan (1983) ] contain further results which can be applied to the analysis and synthesis of Zeus programs. [Chen/Mead (1983a,b) ] provide fixed-point semantics for Zeuslike languages.
An overview of Zeus
The language is intended to have at least three purposes 1. Communication tool. Many VLSI circuits have been described informally in the literature but only a few of them have been written down in a succinct language like Zeus which allows one to describe the essential aspects of a design in a technology independent way. 3. Input to a simulator. Zeus is intended as input language to a simulator. Since transmission gates are essentially used only uni-directionally and since there is no feedback except through registers, simulation at the Zeus level is straight-forward. 3. Input to a silicon compiler. We plan to develop a silicon compiler for Zeus. We feel that Zeus is so close to the hardware level and offers so good features to describe layout information that it is possible to write an efficient silicon compiler which produces reasonably "efficient" chips in terms of area, time and power. We plan to adapt existing placement and routing systems (specifically Ronald Rivest's PI system) to the needs of Zeus. In order to get a language which serves all the above purposes we tried to satisfy the following design goals.
Design goals 1. Te chnology-independence, Technology-independence at the hardware description level corresponds to machine-independence at the general-purpose programming language level. Therefore, with the many VLSI technologies which are evolving now, it is very important to describe designs first at a technology independent level. We claim that with a language like Zeus one can capture the most important aspects of a design. 3. Easy to read and to learn. Since the language is intended as a communication tool it should be easy to read and easy to learn. Therefore it should provide a small (not necessarily minimal) set of pairwise orthogonal concepts. The readability of a Zeus program should be enhanced by documenting it with schematics. 3. Functional and structural description. Since Zeus is intended as input language to a silicon compiler it should provide a functional and structural description, including layout information. 4. Safe language. The language should be "safe" and disallow circuits which are "dangerous". For example, in Zeus we disallow feedback that does not go through a clocked register and we enforce static and dynamic type rules which exclude accidental power to ground connections. A Zeus program consists of a sequence of constant, type and signal declarations. Declarations serve to introduce named objects with certain attributes into a program. Declarations are often redundant; however this redundancy is exploited by the cornprier to check for errors.
The constant declarations specify structured signal constants and integer constants. The type declarations introduce array and component types that are built out of two basic types: boolean and multiplex. In signal declarations the types are instantiated. Signals are abstractions of actual hardware pieces. (This is at first unusual; however it sounds reasonable if one considers a piece of hardware to be represented by its interface, i.e. the signals which enter and exit.)
In the following we sun~marize the basic language features of Zeus and explain why we did introduce them. Because of lack of space we omit several rules. Some of them are however used in the examleS. A complete language specification is in ieberherr / Knudsen (1983) ].
Components
A component type defines a circuit pattern with its input and output signals as parameters. A component type is instantiated by a signal declaration which introduces a name for a piece of hardware described by the component type.
Zeus supports hierarchical design. A component type definition can contain local constant, type and signal declarations. They are valid only within the component type in which they occur.
The parameters of a component type define the interface to the outside and they are called formal parameters. Each parameter has a type and possibly an IN or OUT attribute which specifies whether the parameter is used to transmit a value to or from the component.
In most programming languages the parameters of a procedure cannot be accessed explicitly, only by substitution in a procedure call. However in Zeus we allow explicit access to the parameters of a component. For the purpose of connecting components, the formal parameters of an instantiated component can be accessed with a notation as for the fields of a record in Pascal. This simplifies considerably the task of specifiying the interconnections since one does not have to declare auxiliary signals. For a simple example see Fig. 1 .
Zeus permits non-local constant and type declarations; however non-local signals are not permitted, except a predeflned clock and reset signal. Therefore the heading of a component type gives a complete interface specification regarding signals.
Since there is no non-local data in Zeus there is no need for a module concept [Parnas(1972) ] as in Modula-2 [Wirth(1983a) ]. Therefore we only provide a uses list which could also be called an import list. It specifies which constants and types are used inside the component but defined in the environment of the component. There is no provision for exporting a constant or a type.
The uses" list is optional. If the uses list is omitted then every constant or type defined in the environment of a component can be used inside. If the uses list is empty then no constant or signal from the outside can be used inside. Predefined constants and types are pervasive and can be used everywhere without mentioning them in a uses list.
Each component contains a (possibly empty) sequence of statements which define the interconnections of the various signals. The order of the statements is irrelevant if the sequential statement is not used. The various statements ,rill be explained in the next section. For simple example~ see Fig. 1 .
Function component types are component types which return a value. They are instantiated by a call. Therefore these instantiations do not get a name.
Function component types cannot be used in signal declarations.
Predefined components were introduced in Zeus for two purposes. The first is that they provide hardware descriptions which are impossible in Zeus itself. In predefined components we hide the implementation details of circuits which contain "dangerous" constructs. The second is that functions which are used fairly often should be provided to the user. inherently introduce the concept of time. Time is assumed to proceed in discrete steps, so-called clock cycles. In each cycle, all signal values are re-evaluated. Storage elements make it possible to refer to the past, specifically to the previous clock cycle. In Zeus the clock is (essentially) an implicit object and it is the same for all storage elements. (However Zeus can easily be extended to allow the description of systems with several clocks and of self-timed systems.)
A register is a binary storage element with an input in and output out. Its heading is declared :m.plicitly as COMPONENT REG (IN in:boolean; OUT out:boolean) out is defined to be equal to the value of parameter in in the preceding clock cycle. If in is not changed during a clock cycle, the register keeps its value. It is allowed that in the same clock cycle the in port is assigned a value and that the stored value from the last clock cycle is read at the out port. A signal of type REG may e.g. be implemented by a flip-flop or dynamic storage element. An example of a component with internal storage is given in Fig. 2 
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A finite state machine
Statements
Statements define the functional interconnections of the signals.
I. Assignment
Assignments denote signal definitions and connections. There are two types of assignment statements. The assignment s:=e signifies that signal s be defined by the expression e. The direction of the equal sign to the left indicates the intended signeIflo~u. It is required that the type of e has the same number of substructures of basic type as the type of s.
The second kind of assignment statement is used for aliasing signals. An aliasing operation z:=y connects the two signals. The consequence is that we have one signal with two or more names. 
Connection

Conditional
The well-known IF-THEN-ELSE statement is a perfect means for expressing transmission gates. The statement IF b THEN x:=y END is intended to be implemented by a transmission gate with source y, drain x and gate b. The Zeus IF-THEN-ELSE statement allows only the description of unidirectional transmission gates. We say. that signal x is assigned conditionally by the above statement.
To prevent accidental power to ground connections we introduce the following rules regarding the assignment statement.
There are two basic types in Zeus: boolean and multiplex,. Signals of a basic type are either assigned unconditionally exactly once or they are assigned cond~t'io~e~ ~ an arbitrary number of times. Ho~,,:~ !.he ~i~r:"~:=~ >r checks that at most one of th~: ::,Jz~d~!.~ ~s~ nments is active at "runtime".
These rules enforce that the transistors will not "burn" when the produced chip is tested with the same test vectors which the simulator used (assuming there are no dynamic hazards). Unfortunately the simulator has to test at runtime whether at most one conditional assignment is active. The corresponding test at compile time is NP-complete.
Usually, signals which are assigned unconditionally exactly once are of type boolean and signals which are assigned conditionally several times are of type multiplex. There are two exceptions which we omit here.
Meta language
A useful hardware d'escription language should contain features for generating hardware conditionally. Following the analogy to an assembly language with conditional assembly we introduce a simple meta language for conditional hardware generation. In the extreme case one would use a general purpose programming language to "compute" the hardware; however we find that a simpler language is sufficient. First we describe how the control variables of the meta language are introduced in Zeus. These control variables are always integers and therefore we don't declare them. They are introduced either in parameterized type declarations or in the replication statement.
Types can be parameterized in Zeus. The formal parameters of a type definition are valid in that definition only. The actual parameters are numerical constant expressions and they are specified when types are instan~iated in signal de clarations.
The replication of a group of statements can be exp~'~:r::~ed convenientl:,: by the for statem~t. 'OUT z,y:bo(n) 
cEi](-[i],b[i], (c[i-z]. ~ch-nge.out, "), (c[ i-1].~ecided.o~t, "),x[ ~],y[ ~])
END; END; SIGNAL exarnple: c omparrttor(3);
F~.3 A comparator for 3 bit numbers
The identifier following the symbol FOR is a fresh identifier of the meta language and it is valid only within the replication. Figures 3 and 4 contain examples of replication statements.
The control variables are used in constant expressions to specify the conditional hardware generation.
We have essentially adopted the Modula-2 syntax for these constant expressions. Fig. 4 contains an example of the conditional generation statement.
Conditional hardware generation and the parameterized types turn Zeus into a powerful recursive hardware description language.
Sequential and parallel statement
So far the statement order was of no importance in a Zeus program; all statements are thought to be executed in parallel. The simulator has the task of finding the proper sequence of execution by topological sorting. However the programmer often knows that certain statements will be executed sequentially.
Therefore we introduce the sequential and parallel statement to permit the Zeus programmer to put more useful redundancy into his Zeus program. The simulator will check whether the specified sequence is compatible with the partial order specified by the Zeus program. Fig. 4 H-tree semantical implications. The statement SEQUENTIAL $I;... ;S~ END specifies that the sequence $1; -• -;S n will be executed sequentially. The statements S~ might be executed in parallel. The parallel statement is introduced for reversing the effect of the sequential statement. The statement SEQUENTIAL PARALLEL S1;S ~ END; S3;"" ;S~ END states that $1 and $2 are executed in parallel and afterwards $3;'. ";Sn sequentially.
Semantics
Since Zeus uses essentially only unidirectional transmission gates and since there is essentially no feedback, except through clocked registers, functional simulation of Zeus programs is straightforward if delay information is neglected. Simulation serves as an operational semantics for Zeus programs. For fixed-point semantics of Zeus-like languages we refer the reader to ]. Simulation is essentially performed by topologically sorting the underlying circuit graph of a Zeus program.
Layout language
Chip designers talk very early in the design phase about the floor plan. Unfortunately most design tools do not allow to express this information at the register transfer level. We feel that this is a disadvantage and therefore Zeus is designed to describe floorplan information.
There are at least two possibilities to describe a foor plan. The first is by specifying the coordinates of the components and the second is to describe the relative positions of the components. The latter can be done either explicitly by ordering the components or implicitly by using a virtual grid.
We have chosen the explicit ordering method since it is easy to incorporate into Zeus. This method has enough expressive power to describe the gross features of a floorplan. The explicit ordering method is also used in the Princeton ALl systems which are intended for layout level descriptions [Lipton (1982) , Valdes (1982) ]. ALl2 has a powerful syntax, the order statement, for describing relative positions. The order statement which is due to R.J. Lipton is adopted in Zeus.
Order
Each component is thought to be enclosed in a bounding rectangle (the smallest rectangle which contains all parts of the component). The order statement is used to order these rectangles. A layout language needs a feature to describe orientation changes. In Zeus, orientation changes of components are specified by applying an element of the dihedral group to an instantiated component. The available orientation changes are: rotate90, rotatelS0, rotate270, flip0, flip45, flip90, flip135. The identity is the default. We count the angles in the counter clock "direction. A vertical line has angle zero.
The relative positions of components are specified before the statement sequence of a component. Fig.4 contains an example.
Align
With the align statement we can express that bounding rectangles are either aligned at the top, left, right or bottom. E.g. ALIGN top el;c2 END expresses that el and e2 are aligned to a line at the top and that c 1 is left of c2. The implied ordering for top and bottom alignment is left-to-right and for left and right alignment it is top-to-bottom.
Boundary
Pins of components are ordered with the boundary statement. A component is thought to be enclosed in a bounding rectangle which has four boundary lines: TOP, RIGHT, BOTTOM, LEFT. A boundary statement must occur immediately after the closing parenthesis of a component heading. The order of the pins is specified by the order statement. The default order is toptobottom for the right and left boundary and lefttoright for the top and bottom boundary. The default is valid if the order statement is omitted.
Within the order and boundary statement the replication and conditional ~eneration statements of the layout language may be used. For an example we refer the reader to Fig 4. 
Replacement
For many hardware arrangements it is convenient to think of them in terms of an array of different elements, e.g. a chessboard like configuration. To make the description of such hardware easy we introduce the signal type virtual. A signal s of type virtual has to be replaced exactly once by a real Zeus type f by a layout statement of the form s =t. An example is given in Fig. 5 
Zeus syntax
We use the extended Backus-Naur formalism (see e.g. [Wirth(1982a) ]) to describe the complete syntax of Zeus. The following compacted syntax definition is not very readable, however it is accurate and gives an impression of the simplicity of the language.
(A more readable and crossreferenced syntax definition is in [Lieberherr/ Knudsen (1983) ].) Hardware= Ideclarationl. declaration= constDeclarationl typeDeelarationl signalDeclaration. constDeclaration= CONST ~ident "=" constant ";"J, ident= letter Iletterldigitt, constant= ConstExpressionl struetConstExpression. ConstExpression= SimpleConstExpr [relation SimpleConstExprJ.
,, ="1 ">"l "> =". relation= '="|"<>"l <"l"< SimpleConstExpr= ["+"/"-"] ConstTerm ~AddOpera-tor ConstTerm~. Add0perator= "+"1 ..... 10R. ConstTerm= ConstFactor ~MulOperator ConstFactorl. Mul0perator= "*"f DIVr MODI AND. ConstFactor= numberl "(" ConstExpression ")"1 NOT ConstFactorl ident ['r(" ConstExpression ~";" ConstExpressionl ")"]. number= digit ~digit]. structConstExpression= ConstExpression[ "(" structConstExpression I"," structConstExpression t")"l numberl identl BIN "(" ConstExpression "," ConstExpression ")". typeDeclaration= TYPE ~ident ["(" idlist ")"] "=" type ";" I. type= arrayDeclarationl comp onentDec larationl ident ["(" ConstExpressionList ")"]. arrayDeclaration= ARRAY "[" ConstExpression ".."
ConstExpression "]" OF type. 
